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Abstract
Parallel counters are the building blocks of partial prod-
uct reduction tree (PPRT) circuits, which are required for
high-performance multiplication. In this paper we will
implement novel counters using a hybrid of domino and
threshold logic. A test 64 × 64 PPRT using these coun-
ters was found to reduce latency by 39% and device count
by 38% compared to the domino logic equivalent.
1 Introduction
The partial product reduction tree (PPRT) is the most de-
lay and area intensive portion of a high performance parallel
multiplier [3, 5, 6] and is the focus of this paper. The PPRT
is typically constructed using small parallel counters [5] as
CMOS is most efﬁcient at low fan-in.
The primary performance objective for our designs is la-
tency – throughput can be set by varying the pipeline depth
and degree of parallelism; latency reductions save area and
power by removing pipeline latches.
We will measure time delays using logical effort anal-
ysis [7]. Accurately estimating power consumption and
wiring overhead are beyond the scope of this paper, so we
will use device count to gauge efﬁciency.
To implement threshold logic, we will use Charge-
Recycling Threshold Logic (CRTL) [2]. Each gate com-
putes a threshold function, which is speciﬁed by the gate
threshold T and the weights w1, w2, . . . , wn; wi is the
weight associated with the i th input variable xi. The output
y is high when
∑n
i=1 wixi ≥ T and low otherwise.
All domino logic in this paper is dual rail, sized to pro-
vide an input loading equivalent to a minimum-sized in-
verter, with such an inverter buffering each gate’s output.
We have obtained logical effort parameters for domino logic
from simulations; the parameters for CRTL are provided
by [1]. As both CRTL and domino are typically operated
on a 50% duty cycle, we can compare them solely on the






Figure 1. Hybrid 3:2 counter circuit
2 Counter implementations
A standard 3:2 counter (“full adder”) circuit [5, 6] and
associated model appear to be prevalent; we will implement
it using domino logic. This model ﬁnds the sum output to be
computed at time s = max (b + x2, d + x3) and the carry
output at c = d + y3, for input delays a ≤ b ≤ d and path
delays x2, x3 and y3.
The Minnick family of counters [4] are the fastest known
TL implementation. We can construct a hybrid 3:2 counter
by using this to compute the carry output and domino to
compute the sum output, as seen in Figure 1.
Some threshold logic families (including CRTL) can
support high fan-in much more effectively than CMOS, per-
mitting efﬁcient larger counters. However, CRTL gates can
only resolve a limited set of voltage steps, which mandates
that we limit fan-in (sum of input weights) to 30 for each
CRTL gate [1] – enough for 7:3 and 15:4 counters. We will
implement larger hybrid counters by using domino logic (a
tree of XOR gates) to implement the least signiﬁcant output
and the Minnick architecture for the others. This is exem-
pliﬁed by Figure 2, which shows a 15:4 hybrid counter.
3 Comparison
In order to optimise signal delays, all counter outputs
are synchronised to multiples of a time quantum, which we
will name φ – in this fashion we can take into account faster
and slower paths through a counter rather than assuming
all are equal, providing better optimised circuits. For the
standard 3:2 counter φ is taken to be the larger of the XOR
and majority functions’ computation times [5].
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Figure 2. Hybrid 15:4 counter circuit
Table 1. 3:2 counter comparison
Circuit A L φ x2 x3 y3
(κ) (τ ) (τ ) (τ ) (τ )
Domino 66 3 6.42 12.8 6.4 12.8
Minnick 36 2 4.33 8.6 8.6 4.3
Hybrid 41 2 5.42 10.8 5.4 5.4
Table 1 shows area, loading and performance (latency
and throughput) information for each of the 3:2 counters.
Area A is measured in terms of device (transistor or capac-
itor) count; input load L is measured in terms of κ, the load
presented by a minimum-sized inverter. The unit of time is
τ , the delay of a parasitic-free minimum-sized inverter driv-
ing a load of κ (commonly used in logical effort analysis).
It is clear from the table that both Minnick and hybrid coun-
ters outperform the domino circuit, despite placing a lower
load on the input and requiring signiﬁcantly less area.
To compare counters for use in heterogeneous circuits,
we will restrict each circuit to φ = 6.42τ and L ≤ 3κ,
matching the parameters of the domino 3:2 counter. Ta-
ble 2 provides latency and area data for a number of differ-
ent counters under these conditions. Area (device count) is
normalised against the domino 3:2 counter – that is, for a
counter reducing i bits (e.g. the 15:4 counters reduce 11
bits), normalised area An = Ai.Ar , where Ar is the device
count of the domino 3:2 counter. For simplicity, the table
does not consider “fast inputs” – each of the hybrid counters
are slightly faster than listed under some circumstances.
We note that each hybrid is faster than its Minnick equiv-
alent and also that the 7:3 and 15:4 versions require less
area. Thus heterogeneous circuits should be constructed
solely using hybrid counters in order to achieve lowest la-
tency.
An initial comparison of PPRT performance using these
counters was undertaken at 64 × 64. The three-greedy al-
gorithm [5] was used for the homogeneous circuits as the
computation requirements for ﬁnding optimal circuits [6]
were too great; heterogeneous circuits were constructed us-
Table 2. Counter comparison with ﬁxed φ, L
Circuit O8 O4 O2 O1 An
(φ) (φ) (φ) (φ)
Minnick 3:2 1 2 55%
Hybrid 3:2 1 2 62%
Minnick 7:3 2 3 3 54%
Hybrid 7:3 1 2 3 45%
Minnick 15:4 3 4 4 4 78%
Hybrid 15:4 2 3 3 4 54%
ing the algorithm in [8]. Final latency was found to be 18φ
for domino, 15φ for both Minnick 3:2 and hybrid 3:2 ho-
mogeneous circuits, and 11φ for the heterogeneous circuit.
The area of the homogeneous circuits is proportional to An
(refer to Table 2); the heterogeneous circuit will reduce de-
vice count by at least 38% compared to domino.
4 Conclusion
A 64× 64 PPRT circuit implemented with hybrid coun-
ters of varying sizes was found to reduce latency by 39%
and device count (area) by at least 38% compared to those
of domino logic. This is an encouraging result, and future
optimisation is expected to improve this even further.
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